; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:     -mcpu=pwr8 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-P8
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:     -mcpu=pwr9 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-P9
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu \
; RUN:     -mcpu=pwr9 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-BE

define i32 @test2elt(<2 x double> %a) local_unnamed_addr #0 {
; CHECK-P8-LABEL: test2elt:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    xxswapd vs0, v2
; CHECK-P8-NEXT:    xscvdpsxws f1, v2
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    mfvsrwz r3, f1
; CHECK-P8-NEXT:    mfvsrwz r4, f0
; CHECK-P8-NEXT:    mtvsrd f0, r3
; CHECK-P8-NEXT:    mtvsrd f1, r4
; CHECK-P8-NEXT:    xxswapd v2, vs0
; CHECK-P8-NEXT:    xxswapd v3, vs1
; CHECK-P8-NEXT:    vmrglh v2, v2, v3
; CHECK-P8-NEXT:    xxswapd vs0, v2
; CHECK-P8-NEXT:    mfvsrwz r3, f0
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test2elt:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    xscvdpsxws f0, v2
; CHECK-P9-NEXT:    mfvsrwz r3, f0
; CHECK-P9-NEXT:    mtvsrd f0, r3
; CHECK-P9-NEXT:    xxswapd v3, vs0
; CHECK-P9-NEXT:    xxswapd vs0, v2
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    mfvsrwz r3, f0
; CHECK-P9-NEXT:    mtvsrd f0, r3
; CHECK-P9-NEXT:    li r3, 0
; CHECK-P9-NEXT:    xxswapd v2, vs0
; CHECK-P9-NEXT:    vmrglh v2, v3, v2
; CHECK-P9-NEXT:    vextuwrx r3, r3, v2
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test2elt:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    xscvdpsxws f0, v2
; CHECK-BE-NEXT:    mfvsrwz r3, f0
; CHECK-BE-NEXT:    xxswapd vs0, v2
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f0
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v2, r3
; CHECK-BE-NEXT:    li r3, 0
; CHECK-BE-NEXT:    vmrghh v2, v3, v2
; CHECK-BE-NEXT:    vextuwlx r3, r3, v2
; CHECK-BE-NEXT:    blr
entry:
  %0 = fptoui <2 x double> %a to <2 x i16>
  %1 = bitcast <2 x i16> %0 to i32
  ret i32 %1
}

define i64 @test4elt(<4 x double>* nocapture readonly) local_unnamed_addr #1 {
; CHECK-P8-LABEL: test4elt:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    li r4, 16
; CHECK-P8-NEXT:    lxvd2x vs0, 0, r3
; CHECK-P8-NEXT:    lxvd2x vs1, r3, r4
; CHECK-P8-NEXT:    xscvdpsxws f2, f0
; CHECK-P8-NEXT:    xxswapd vs0, vs0
; CHECK-P8-NEXT:    xscvdpsxws f3, f1
; CHECK-P8-NEXT:    xxswapd vs1, vs1
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    mfvsrwz r3, f2
; CHECK-P8-NEXT:    mfvsrwz r4, f3
; CHECK-P8-NEXT:    mtvsrd f2, r3
; CHECK-P8-NEXT:    mtvsrd f3, r4
; CHECK-P8-NEXT:    mfvsrwz r3, f0
; CHECK-P8-NEXT:    xxswapd v2, vs2
; CHECK-P8-NEXT:    mfvsrwz r4, f1
; CHECK-P8-NEXT:    xxswapd v4, vs3
; CHECK-P8-NEXT:    mtvsrd f0, r3
; CHECK-P8-NEXT:    mtvsrd f1, r4
; CHECK-P8-NEXT:    xxswapd v3, vs0
; CHECK-P8-NEXT:    xxswapd v5, vs1
; CHECK-P8-NEXT:    vmrglh v2, v3, v2
; CHECK-P8-NEXT:    vmrglh v3, v5, v4
; CHECK-P8-NEXT:    vmrglw v2, v3, v2
; CHECK-P8-NEXT:    xxswapd vs0, v2
; CHECK-P8-NEXT:    mfvsrd r3, f0
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test4elt:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs1, 0(r3)
; CHECK-P9-NEXT:    xscvdpsxws f2, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    lxv vs0, 16(r3)
; CHECK-P9-NEXT:    mfvsrwz r3, f2
; CHECK-P9-NEXT:    mtvsrd f2, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f1
; CHECK-P9-NEXT:    xxswapd v2, vs2
; CHECK-P9-NEXT:    mtvsrd f1, r3
; CHECK-P9-NEXT:    xxswapd v3, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f0
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    mfvsrwz r3, f1
; CHECK-P9-NEXT:    mtvsrd f1, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f0
; CHECK-P9-NEXT:    mtvsrd f0, r3
; CHECK-P9-NEXT:    vmrglh v2, v2, v3
; CHECK-P9-NEXT:    xxswapd v3, vs1
; CHECK-P9-NEXT:    xxswapd v4, vs0
; CHECK-P9-NEXT:    vmrglh v3, v3, v4
; CHECK-P9-NEXT:    vmrglw v2, v3, v2
; CHECK-P9-NEXT:    mfvsrld r3, v2
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test4elt:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs1, 16(r3)
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    lxv vs0, 0(r3)
; CHECK-BE-NEXT:    mfvsrwz r3, f2
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v2, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f1
; CHECK-BE-NEXT:    xscvdpsxws f1, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    vmrghh v2, v2, v3
; CHECK-BE-NEXT:    mfvsrwz r3, f1
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f0
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v4, r3
; CHECK-BE-NEXT:    vmrghh v3, v3, v4
; CHECK-BE-NEXT:    vmrghw v2, v3, v2
; CHECK-BE-NEXT:    mfvsrd r3, v2
; CHECK-BE-NEXT:    blr
entry:
  %a = load <4 x double>, <4 x double>* %0, align 32
  %1 = fptoui <4 x double> %a to <4 x i16>
  %2 = bitcast <4 x i16> %1 to i64
  ret i64 %2
}

define <8 x i16> @test8elt(<8 x double>* nocapture readonly) local_unnamed_addr #2 {
; CHECK-P8-LABEL: test8elt:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    li r4, 16
; CHECK-P8-NEXT:    lxvd2x vs0, 0, r3
; CHECK-P8-NEXT:    lxvd2x vs1, r3, r4
; CHECK-P8-NEXT:    li r4, 32
; CHECK-P8-NEXT:    lxvd2x vs2, r3, r4
; CHECK-P8-NEXT:    li r4, 48
; CHECK-P8-NEXT:    lxvd2x vs3, r3, r4
; CHECK-P8-NEXT:    xscvdpsxws f4, f0
; CHECK-P8-NEXT:    xxswapd vs0, vs0
; CHECK-P8-NEXT:    xscvdpsxws f5, f1
; CHECK-P8-NEXT:    xxswapd vs1, vs1
; CHECK-P8-NEXT:    xscvdpsxws f6, f2
; CHECK-P8-NEXT:    xxswapd vs2, vs2
; CHECK-P8-NEXT:    xscvdpsxws f7, f3
; CHECK-P8-NEXT:    xxswapd vs3, vs3
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    mfvsrwz r3, f4
; CHECK-P8-NEXT:    xscvdpsxws f2, f2
; CHECK-P8-NEXT:    xscvdpsxws f3, f3
; CHECK-P8-NEXT:    mfvsrwz r4, f5
; CHECK-P8-NEXT:    mtvsrd f4, r3
; CHECK-P8-NEXT:    mfvsrwz r3, f6
; CHECK-P8-NEXT:    mtvsrd f5, r4
; CHECK-P8-NEXT:    xxswapd v2, vs4
; CHECK-P8-NEXT:    mfvsrwz r4, f7
; CHECK-P8-NEXT:    mtvsrd f6, r3
; CHECK-P8-NEXT:    xxswapd v3, vs5
; CHECK-P8-NEXT:    mfvsrwz r3, f0
; CHECK-P8-NEXT:    mtvsrd f7, r4
; CHECK-P8-NEXT:    xxswapd v4, vs6
; CHECK-P8-NEXT:    mfvsrwz r4, f1
; CHECK-P8-NEXT:    mtvsrd f0, r3
; CHECK-P8-NEXT:    xxswapd v1, vs7
; CHECK-P8-NEXT:    mfvsrwz r3, f2
; CHECK-P8-NEXT:    mtvsrd f1, r4
; CHECK-P8-NEXT:    xxswapd v5, vs0
; CHECK-P8-NEXT:    mfvsrwz r4, f3
; CHECK-P8-NEXT:    mtvsrd f2, r3
; CHECK-P8-NEXT:    xxswapd v0, vs1
; CHECK-P8-NEXT:    mtvsrd f0, r4
; CHECK-P8-NEXT:    xxswapd v6, vs2
; CHECK-P8-NEXT:    vmrglh v2, v5, v2
; CHECK-P8-NEXT:    xxswapd v5, vs0
; CHECK-P8-NEXT:    vmrglh v3, v0, v3
; CHECK-P8-NEXT:    vmrglh v4, v6, v4
; CHECK-P8-NEXT:    vmrglh v5, v5, v1
; CHECK-P8-NEXT:    vmrglw v2, v3, v2
; CHECK-P8-NEXT:    vmrglw v3, v5, v4
; CHECK-P8-NEXT:    xxmrgld v2, v3, v2
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test8elt:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs3, 0(r3)
; CHECK-P9-NEXT:    xscvdpsxws f4, f3
; CHECK-P9-NEXT:    xxswapd vs3, vs3
; CHECK-P9-NEXT:    xscvdpsxws f3, f3
; CHECK-P9-NEXT:    lxv vs0, 48(r3)
; CHECK-P9-NEXT:    lxv vs1, 32(r3)
; CHECK-P9-NEXT:    lxv vs2, 16(r3)
; CHECK-P9-NEXT:    mfvsrwz r3, f4
; CHECK-P9-NEXT:    mtvsrd f4, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f3
; CHECK-P9-NEXT:    xxswapd v2, vs4
; CHECK-P9-NEXT:    mtvsrd f3, r3
; CHECK-P9-NEXT:    xxswapd v3, vs3
; CHECK-P9-NEXT:    xscvdpsxws f3, f2
; CHECK-P9-NEXT:    xxswapd vs2, vs2
; CHECK-P9-NEXT:    xscvdpsxws f2, f2
; CHECK-P9-NEXT:    mfvsrwz r3, f3
; CHECK-P9-NEXT:    mtvsrd f3, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f2
; CHECK-P9-NEXT:    mtvsrd f2, r3
; CHECK-P9-NEXT:    xxswapd v4, vs2
; CHECK-P9-NEXT:    xscvdpsxws f2, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mfvsrwz r3, f2
; CHECK-P9-NEXT:    mtvsrd f2, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f1
; CHECK-P9-NEXT:    vmrglh v2, v2, v3
; CHECK-P9-NEXT:    xxswapd v3, vs3
; CHECK-P9-NEXT:    vmrglh v3, v3, v4
; CHECK-P9-NEXT:    vmrglw v2, v3, v2
; CHECK-P9-NEXT:    xxswapd v3, vs2
; CHECK-P9-NEXT:    mtvsrd f1, r3
; CHECK-P9-NEXT:    xxswapd v4, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f0
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    mfvsrwz r3, f1
; CHECK-P9-NEXT:    mtvsrd f1, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f0
; CHECK-P9-NEXT:    mtvsrd f0, r3
; CHECK-P9-NEXT:    vmrglh v3, v3, v4
; CHECK-P9-NEXT:    xxswapd v4, vs1
; CHECK-P9-NEXT:    xxswapd v5, vs0
; CHECK-P9-NEXT:    vmrglh v4, v4, v5
; CHECK-P9-NEXT:    vmrglw v3, v4, v3
; CHECK-P9-NEXT:    xxmrgld v2, v3, v2
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test8elt:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs3, 48(r3)
; CHECK-BE-NEXT:    xscvdpsxws f4, f3
; CHECK-BE-NEXT:    xxswapd vs3, vs3
; CHECK-BE-NEXT:    xscvdpsxws f3, f3
; CHECK-BE-NEXT:    lxv vs2, 32(r3)
; CHECK-BE-NEXT:    lxv vs0, 0(r3)
; CHECK-BE-NEXT:    lxv vs1, 16(r3)
; CHECK-BE-NEXT:    mfvsrwz r3, f4
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v2, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f3
; CHECK-BE-NEXT:    xscvdpsxws f3, f2
; CHECK-BE-NEXT:    xxswapd vs2, vs2
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    xscvdpsxws f2, f2
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    vmrghh v2, v2, v3
; CHECK-BE-NEXT:    mfvsrwz r3, f3
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f2
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mtvsrd v4, r3
; CHECK-BE-NEXT:    vmrghh v3, v3, v4
; CHECK-BE-NEXT:    mfvsrwz r3, f2
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    vmrghw v2, v3, v2
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f1
; CHECK-BE-NEXT:    xscvdpsxws f1, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    mtvsrd v4, r3
; CHECK-BE-NEXT:    vmrghh v3, v3, v4
; CHECK-BE-NEXT:    mfvsrwz r3, f1
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v4, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f0
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v5, r3
; CHECK-BE-NEXT:    vmrghh v4, v4, v5
; CHECK-BE-NEXT:    vmrghw v3, v4, v3
; CHECK-BE-NEXT:    xxmrghd v2, v3, v2
; CHECK-BE-NEXT:    blr
entry:
  %a = load <8 x double>, <8 x double>* %0, align 64
  %1 = fptoui <8 x double> %a to <8 x i16>
  ret <8 x i16> %1
}

define void @test16elt(<16 x i16>* noalias nocapture sret %agg.result, <16 x double>* nocapture readonly) local_unnamed_addr #3 {
; CHECK-P8-LABEL: test16elt:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    lxvd2x vs0, 0, r4
; CHECK-P8-NEXT:    li r5, 16
; CHECK-P8-NEXT:    li r6, 32
; CHECK-P8-NEXT:    lxvd2x vs1, r4, r5
; CHECK-P8-NEXT:    lxvd2x vs2, r4, r6
; CHECK-P8-NEXT:    li r6, 48
; CHECK-P8-NEXT:    lxvd2x vs3, r4, r6
; CHECK-P8-NEXT:    li r6, 64
; CHECK-P8-NEXT:    xscvdpsxws f4, f0
; CHECK-P8-NEXT:    lxvd2x vs5, r4, r6
; CHECK-P8-NEXT:    li r6, 80
; CHECK-P8-NEXT:    xxswapd vs0, vs0
; CHECK-P8-NEXT:    xscvdpsxws f6, f1
; CHECK-P8-NEXT:    lxvd2x vs7, r4, r6
; CHECK-P8-NEXT:    li r6, 96
; CHECK-P8-NEXT:    xxswapd vs1, vs1
; CHECK-P8-NEXT:    xscvdpsxws f8, f2
; CHECK-P8-NEXT:    lxvd2x vs9, r4, r6
; CHECK-P8-NEXT:    li r6, 112
; CHECK-P8-NEXT:    xxswapd vs2, vs2
; CHECK-P8-NEXT:    xscvdpsxws f10, f3
; CHECK-P8-NEXT:    lxvd2x vs11, r4, r6
; CHECK-P8-NEXT:    xxswapd vs3, vs3
; CHECK-P8-NEXT:    xscvdpsxws f12, f5
; CHECK-P8-NEXT:    xxswapd vs5, vs5
; CHECK-P8-NEXT:    xscvdpsxws f13, f7
; CHECK-P8-NEXT:    xxswapd vs7, vs7
; CHECK-P8-NEXT:    xscvdpsxws v2, f9
; CHECK-P8-NEXT:    xxswapd vs9, vs9
; CHECK-P8-NEXT:    mfvsrwz r4, f4
; CHECK-P8-NEXT:    xscvdpsxws v3, f11
; CHECK-P8-NEXT:    xxswapd vs11, vs11
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    mfvsrwz r6, f6
; CHECK-P8-NEXT:    mtvsrd f4, r4
; CHECK-P8-NEXT:    mfvsrwz r4, f8
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    xxswapd v4, vs4
; CHECK-P8-NEXT:    xscvdpsxws f2, f2
; CHECK-P8-NEXT:    mtvsrd f6, r6
; CHECK-P8-NEXT:    mfvsrwz r6, f10
; CHECK-P8-NEXT:    mtvsrd f8, r4
; CHECK-P8-NEXT:    xxswapd v5, vs6
; CHECK-P8-NEXT:    mfvsrwz r4, f12
; CHECK-P8-NEXT:    xscvdpsxws f5, f5
; CHECK-P8-NEXT:    xxswapd v0, vs8
; CHECK-P8-NEXT:    mtvsrd f10, r6
; CHECK-P8-NEXT:    mfvsrwz r6, f13
; CHECK-P8-NEXT:    mtvsrd f12, r4
; CHECK-P8-NEXT:    xxswapd v1, vs10
; CHECK-P8-NEXT:    mfvsrwz r4, v2
; CHECK-P8-NEXT:    xscvdpsxws f3, f3
; CHECK-P8-NEXT:    xxswapd v6, vs12
; CHECK-P8-NEXT:    xscvdpsxws f9, f9
; CHECK-P8-NEXT:    mtvsrd f13, r6
; CHECK-P8-NEXT:    mfvsrwz r6, v3
; CHECK-P8-NEXT:    mtvsrd v2, r4
; CHECK-P8-NEXT:    xxswapd v7, vs13
; CHECK-P8-NEXT:    mfvsrwz r4, f0
; CHECK-P8-NEXT:    xscvdpsxws f7, f7
; CHECK-P8-NEXT:    xxswapd v2, v2
; CHECK-P8-NEXT:    xscvdpsxws f11, f11
; CHECK-P8-NEXT:    mtvsrd v3, r6
; CHECK-P8-NEXT:    mfvsrwz r6, f1
; CHECK-P8-NEXT:    mtvsrd f0, r4
; CHECK-P8-NEXT:    xxswapd v3, v3
; CHECK-P8-NEXT:    mfvsrwz r4, f2
; CHECK-P8-NEXT:    mtvsrd f1, r6
; CHECK-P8-NEXT:    xxswapd v8, vs0
; CHECK-P8-NEXT:    mtvsrd f2, r4
; CHECK-P8-NEXT:    mfvsrwz r4, f5
; CHECK-P8-NEXT:    xxswapd v9, vs1
; CHECK-P8-NEXT:    mfvsrwz r6, f3
; CHECK-P8-NEXT:    xxswapd v10, vs2
; CHECK-P8-NEXT:    mtvsrd f5, r4
; CHECK-P8-NEXT:    mfvsrwz r4, f9
; CHECK-P8-NEXT:    mtvsrd f3, r6
; CHECK-P8-NEXT:    mfvsrwz r6, f7
; CHECK-P8-NEXT:    mtvsrd f9, r4
; CHECK-P8-NEXT:    mfvsrwz r4, f11
; CHECK-P8-NEXT:    vmrglh v4, v8, v4
; CHECK-P8-NEXT:    xxswapd v8, vs3
; CHECK-P8-NEXT:    vmrglh v5, v9, v5
; CHECK-P8-NEXT:    xxswapd v9, vs5
; CHECK-P8-NEXT:    mtvsrd f7, r6
; CHECK-P8-NEXT:    mtvsrd f0, r4
; CHECK-P8-NEXT:    vmrglh v0, v10, v0
; CHECK-P8-NEXT:    xxswapd v10, vs7
; CHECK-P8-NEXT:    vmrglh v1, v8, v1
; CHECK-P8-NEXT:    xxswapd v8, vs9
; CHECK-P8-NEXT:    vmrglh v6, v9, v6
; CHECK-P8-NEXT:    xxswapd v9, vs0
; CHECK-P8-NEXT:    vmrglh v7, v10, v7
; CHECK-P8-NEXT:    vmrglh v2, v8, v2
; CHECK-P8-NEXT:    vmrglh v3, v9, v3
; CHECK-P8-NEXT:    vmrglw v4, v5, v4
; CHECK-P8-NEXT:    vmrglw v5, v1, v0
; CHECK-P8-NEXT:    vmrglw v0, v7, v6
; CHECK-P8-NEXT:    vmrglw v2, v3, v2
; CHECK-P8-NEXT:    xxmrgld v3, v5, v4
; CHECK-P8-NEXT:    stvx v3, 0, r3
; CHECK-P8-NEXT:    xxmrgld v2, v2, v0
; CHECK-P8-NEXT:    stvx v2, r3, r5
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test16elt:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs4, 0(r4)
; CHECK-P9-NEXT:    lxv vs3, 16(r4)
; CHECK-P9-NEXT:    lxv vs2, 32(r4)
; CHECK-P9-NEXT:    xscvdpsxws f5, f4
; CHECK-P9-NEXT:    lxv vs1, 48(r4)
; CHECK-P9-NEXT:    xscvdpsxws f6, f3
; CHECK-P9-NEXT:    lxv vs0, 64(r4)
; CHECK-P9-NEXT:    xscvdpsxws f7, f2
; CHECK-P9-NEXT:    xscvdpsxws f8, f1
; CHECK-P9-NEXT:    xxswapd vs4, vs4
; CHECK-P9-NEXT:    xscvdpsxws f4, f4
; CHECK-P9-NEXT:    mfvsrwz r5, f5
; CHECK-P9-NEXT:    xscvdpsxws f9, f0
; CHECK-P9-NEXT:    xxswapd vs3, vs3
; CHECK-P9-NEXT:    xscvdpsxws f3, f3
; CHECK-P9-NEXT:    mtvsrd f5, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f6
; CHECK-P9-NEXT:    xxswapd vs2, vs2
; CHECK-P9-NEXT:    xscvdpsxws f2, f2
; CHECK-P9-NEXT:    mtvsrd f6, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f7
; CHECK-P9-NEXT:    mtvsrd f7, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f8
; CHECK-P9-NEXT:    mtvsrd f8, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f9
; CHECK-P9-NEXT:    mtvsrd f9, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f4
; CHECK-P9-NEXT:    mtvsrd f4, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f3
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    xxswapd v2, vs5
; CHECK-P9-NEXT:    xxswapd v5, vs8
; CHECK-P9-NEXT:    xxswapd v0, vs9
; CHECK-P9-NEXT:    mtvsrd f3, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f2
; CHECK-P9-NEXT:    mtvsrd f2, r5
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    xxswapd v1, vs2
; CHECK-P9-NEXT:    lxv vs2, 80(r4)
; CHECK-P9-NEXT:    xxswapd v3, vs4
; CHECK-P9-NEXT:    vmrglh v2, v2, v3
; CHECK-P9-NEXT:    xxswapd v3, vs6
; CHECK-P9-NEXT:    xxswapd v4, vs3
; CHECK-P9-NEXT:    xscvdpsxws f3, f2
; CHECK-P9-NEXT:    xxswapd vs2, vs2
; CHECK-P9-NEXT:    mfvsrwz r5, f1
; CHECK-P9-NEXT:    vmrglh v3, v3, v4
; CHECK-P9-NEXT:    xxswapd v4, vs7
; CHECK-P9-NEXT:    mtvsrd f1, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f0
; CHECK-P9-NEXT:    vmrglh v4, v4, v1
; CHECK-P9-NEXT:    xxswapd v1, vs1
; CHECK-P9-NEXT:    mtvsrd f0, r5
; CHECK-P9-NEXT:    vmrglh v5, v5, v1
; CHECK-P9-NEXT:    xscvdpsxws f2, f2
; CHECK-P9-NEXT:    xxswapd v1, vs0
; CHECK-P9-NEXT:    lxv vs0, 112(r4)
; CHECK-P9-NEXT:    lxv vs1, 96(r4)
; CHECK-P9-NEXT:    mfvsrwz r4, f3
; CHECK-P9-NEXT:    mtvsrd f3, r4
; CHECK-P9-NEXT:    mfvsrwz r4, f2
; CHECK-P9-NEXT:    vmrglw v2, v3, v2
; CHECK-P9-NEXT:    vmrglw v3, v5, v4
; CHECK-P9-NEXT:    xxmrgld vs4, v3, v2
; CHECK-P9-NEXT:    xxswapd v2, vs3
; CHECK-P9-NEXT:    vmrglh v0, v0, v1
; CHECK-P9-NEXT:    mtvsrd f2, r4
; CHECK-P9-NEXT:    xxswapd v3, vs2
; CHECK-P9-NEXT:    xscvdpsxws f2, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mfvsrwz r4, f2
; CHECK-P9-NEXT:    mtvsrd f2, r4
; CHECK-P9-NEXT:    mfvsrwz r4, f1
; CHECK-P9-NEXT:    mtvsrd f1, r4
; CHECK-P9-NEXT:    xxswapd v4, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f0
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    mfvsrwz r4, f1
; CHECK-P9-NEXT:    mtvsrd f1, r4
; CHECK-P9-NEXT:    mfvsrwz r4, f0
; CHECK-P9-NEXT:    vmrglh v2, v2, v3
; CHECK-P9-NEXT:    xxswapd v3, vs2
; CHECK-P9-NEXT:    vmrglh v3, v3, v4
; CHECK-P9-NEXT:    xxswapd v4, vs1
; CHECK-P9-NEXT:    vmrglw v2, v2, v0
; CHECK-P9-NEXT:    mtvsrd f0, r4
; CHECK-P9-NEXT:    xxswapd v5, vs0
; CHECK-P9-NEXT:    vmrglh v4, v4, v5
; CHECK-P9-NEXT:    vmrglw v3, v4, v3
; CHECK-P9-NEXT:    xxmrgld vs0, v3, v2
; CHECK-P9-NEXT:    stxv vs0, 16(r3)
; CHECK-P9-NEXT:    stxv vs4, 0(r3)
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test16elt:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs4, 48(r4)
; CHECK-BE-NEXT:    xscvdpsxws f5, f4
; CHECK-BE-NEXT:    xxswapd vs4, vs4
; CHECK-BE-NEXT:    lxv vs3, 32(r4)
; CHECK-BE-NEXT:    xscvdpsxws f6, f3
; CHECK-BE-NEXT:    xxswapd vs3, vs3
; CHECK-BE-NEXT:    xscvdpsxws f4, f4
; CHECK-BE-NEXT:    mfvsrwz r5, f5
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    lxv vs2, 16(r4)
; CHECK-BE-NEXT:    xscvdpsxws f3, f3
; CHECK-BE-NEXT:    xscvdpsxws f7, f2
; CHECK-BE-NEXT:    xxswapd vs2, vs2
; CHECK-BE-NEXT:    xscvdpsxws f2, f2
; CHECK-BE-NEXT:    mtvsrd v2, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f4
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    lxv vs1, 0(r4)
; CHECK-BE-NEXT:    xscvdpsxws f4, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mtvsrd v3, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f6
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    lxv vs0, 112(r4)
; CHECK-BE-NEXT:    vmrghh v2, v2, v3
; CHECK-BE-NEXT:    mtvsrd v3, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f3
; CHECK-BE-NEXT:    xscvdpsxws f3, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    mtvsrd v4, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f7
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    vmrghh v3, v3, v4
; CHECK-BE-NEXT:    mtvsrd v4, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f4
; CHECK-BE-NEXT:    vmrghw v2, v3, v2
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    mtvsrd v5, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f3
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    mtvsrd v0, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f2
; CHECK-BE-NEXT:    lxv vs2, 96(r4)
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    mtvsrd v1, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f1
; CHECK-BE-NEXT:    lxv vs1, 80(r4)
; CHECK-BE-NEXT:    xscvdpsxws f3, f2
; CHECK-BE-NEXT:    xxswapd vs2, vs2
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    vmrghh v4, v4, v1
; CHECK-BE-NEXT:    mtvsrd v1, r5
; CHECK-BE-NEXT:    xscvdpsxws f2, f2
; CHECK-BE-NEXT:    vmrghh v5, v5, v1
; CHECK-BE-NEXT:    mfvsrwz r5, f0
; CHECK-BE-NEXT:    lxv vs0, 64(r4)
; CHECK-BE-NEXT:    mfvsrwz r4, f3
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    vmrghw v3, v5, v4
; CHECK-BE-NEXT:    xxmrghd vs3, v3, v2
; CHECK-BE-NEXT:    mtvsrd v2, r4
; CHECK-BE-NEXT:    mfvsrwz r4, f2
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mtvsrd v3, r4
; CHECK-BE-NEXT:    vmrghh v2, v2, v3
; CHECK-BE-NEXT:    mfvsrwz r4, f2
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    mtvsrd v3, r4
; CHECK-BE-NEXT:    mfvsrwz r4, f1
; CHECK-BE-NEXT:    xscvdpsxws f1, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    mtvsrd v4, r4
; CHECK-BE-NEXT:    vmrghh v3, v3, v4
; CHECK-BE-NEXT:    mfvsrwz r4, f1
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    mtvsrd v4, r4
; CHECK-BE-NEXT:    mfvsrwz r4, f0
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    mtvsrd v1, r5
; CHECK-BE-NEXT:    vmrghh v0, v0, v1
; CHECK-BE-NEXT:    vmrghw v2, v2, v0
; CHECK-BE-NEXT:    stxv vs3, 0(r3)
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    mtvsrd v5, r4
; CHECK-BE-NEXT:    vmrghh v4, v4, v5
; CHECK-BE-NEXT:    vmrghw v3, v4, v3
; CHECK-BE-NEXT:    xxmrghd vs0, v3, v2
; CHECK-BE-NEXT:    stxv vs0, 16(r3)
; CHECK-BE-NEXT:    blr
entry:
  %a = load <16 x double>, <16 x double>* %0, align 128
  %1 = fptoui <16 x double> %a to <16 x i16>
  store <16 x i16> %1, <16 x i16>* %agg.result, align 32
  ret void
}

define i32 @test2elt_signed(<2 x double> %a) local_unnamed_addr #0 {
; CHECK-P8-LABEL: test2elt_signed:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    xxswapd vs0, v2
; CHECK-P8-NEXT:    xscvdpsxws f1, v2
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    mfvsrwz r3, f1
; CHECK-P8-NEXT:    mfvsrwz r4, f0
; CHECK-P8-NEXT:    mtvsrd f0, r3
; CHECK-P8-NEXT:    mtvsrd f1, r4
; CHECK-P8-NEXT:    xxswapd v2, vs0
; CHECK-P8-NEXT:    xxswapd v3, vs1
; CHECK-P8-NEXT:    vmrglh v2, v2, v3
; CHECK-P8-NEXT:    xxswapd vs0, v2
; CHECK-P8-NEXT:    mfvsrwz r3, f0
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test2elt_signed:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    xscvdpsxws f0, v2
; CHECK-P9-NEXT:    mfvsrwz r3, f0
; CHECK-P9-NEXT:    mtvsrd f0, r3
; CHECK-P9-NEXT:    xxswapd v3, vs0
; CHECK-P9-NEXT:    xxswapd vs0, v2
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    mfvsrwz r3, f0
; CHECK-P9-NEXT:    mtvsrd f0, r3
; CHECK-P9-NEXT:    li r3, 0
; CHECK-P9-NEXT:    xxswapd v2, vs0
; CHECK-P9-NEXT:    vmrglh v2, v3, v2
; CHECK-P9-NEXT:    vextuwrx r3, r3, v2
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test2elt_signed:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    xscvdpsxws f0, v2
; CHECK-BE-NEXT:    mfvsrwz r3, f0
; CHECK-BE-NEXT:    xxswapd vs0, v2
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f0
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v2, r3
; CHECK-BE-NEXT:    li r3, 0
; CHECK-BE-NEXT:    vmrghh v2, v3, v2
; CHECK-BE-NEXT:    vextuwlx r3, r3, v2
; CHECK-BE-NEXT:    blr
entry:
  %0 = fptosi <2 x double> %a to <2 x i16>
  %1 = bitcast <2 x i16> %0 to i32
  ret i32 %1
}

define i64 @test4elt_signed(<4 x double>* nocapture readonly) local_unnamed_addr #1 {
; CHECK-P8-LABEL: test4elt_signed:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    li r4, 16
; CHECK-P8-NEXT:    lxvd2x vs0, 0, r3
; CHECK-P8-NEXT:    lxvd2x vs1, r3, r4
; CHECK-P8-NEXT:    xscvdpsxws f2, f0
; CHECK-P8-NEXT:    xxswapd vs0, vs0
; CHECK-P8-NEXT:    xscvdpsxws f3, f1
; CHECK-P8-NEXT:    xxswapd vs1, vs1
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    mfvsrwz r3, f2
; CHECK-P8-NEXT:    mfvsrwz r4, f3
; CHECK-P8-NEXT:    mtvsrd f2, r3
; CHECK-P8-NEXT:    mtvsrd f3, r4
; CHECK-P8-NEXT:    mfvsrwz r3, f0
; CHECK-P8-NEXT:    xxswapd v2, vs2
; CHECK-P8-NEXT:    mfvsrwz r4, f1
; CHECK-P8-NEXT:    xxswapd v4, vs3
; CHECK-P8-NEXT:    mtvsrd f0, r3
; CHECK-P8-NEXT:    mtvsrd f1, r4
; CHECK-P8-NEXT:    xxswapd v3, vs0
; CHECK-P8-NEXT:    xxswapd v5, vs1
; CHECK-P8-NEXT:    vmrglh v2, v3, v2
; CHECK-P8-NEXT:    vmrglh v3, v5, v4
; CHECK-P8-NEXT:    vmrglw v2, v3, v2
; CHECK-P8-NEXT:    xxswapd vs0, v2
; CHECK-P8-NEXT:    mfvsrd r3, f0
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test4elt_signed:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs1, 0(r3)
; CHECK-P9-NEXT:    xscvdpsxws f2, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    lxv vs0, 16(r3)
; CHECK-P9-NEXT:    mfvsrwz r3, f2
; CHECK-P9-NEXT:    mtvsrd f2, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f1
; CHECK-P9-NEXT:    xxswapd v2, vs2
; CHECK-P9-NEXT:    mtvsrd f1, r3
; CHECK-P9-NEXT:    xxswapd v3, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f0
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    mfvsrwz r3, f1
; CHECK-P9-NEXT:    mtvsrd f1, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f0
; CHECK-P9-NEXT:    mtvsrd f0, r3
; CHECK-P9-NEXT:    vmrglh v2, v2, v3
; CHECK-P9-NEXT:    xxswapd v3, vs1
; CHECK-P9-NEXT:    xxswapd v4, vs0
; CHECK-P9-NEXT:    vmrglh v3, v3, v4
; CHECK-P9-NEXT:    vmrglw v2, v3, v2
; CHECK-P9-NEXT:    mfvsrld r3, v2
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test4elt_signed:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs1, 16(r3)
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    lxv vs0, 0(r3)
; CHECK-BE-NEXT:    mfvsrwz r3, f2
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v2, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f1
; CHECK-BE-NEXT:    xscvdpsxws f1, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    vmrghh v2, v2, v3
; CHECK-BE-NEXT:    mfvsrwz r3, f1
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f0
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v4, r3
; CHECK-BE-NEXT:    vmrghh v3, v3, v4
; CHECK-BE-NEXT:    vmrghw v2, v3, v2
; CHECK-BE-NEXT:    mfvsrd r3, v2
; CHECK-BE-NEXT:    blr
entry:
  %a = load <4 x double>, <4 x double>* %0, align 32
  %1 = fptosi <4 x double> %a to <4 x i16>
  %2 = bitcast <4 x i16> %1 to i64
  ret i64 %2
}

define <8 x i16> @test8elt_signed(<8 x double>* nocapture readonly) local_unnamed_addr #2 {
; CHECK-P8-LABEL: test8elt_signed:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    li r4, 16
; CHECK-P8-NEXT:    lxvd2x vs0, 0, r3
; CHECK-P8-NEXT:    lxvd2x vs1, r3, r4
; CHECK-P8-NEXT:    li r4, 32
; CHECK-P8-NEXT:    lxvd2x vs2, r3, r4
; CHECK-P8-NEXT:    li r4, 48
; CHECK-P8-NEXT:    lxvd2x vs3, r3, r4
; CHECK-P8-NEXT:    xscvdpsxws f4, f0
; CHECK-P8-NEXT:    xxswapd vs0, vs0
; CHECK-P8-NEXT:    xscvdpsxws f5, f1
; CHECK-P8-NEXT:    xxswapd vs1, vs1
; CHECK-P8-NEXT:    xscvdpsxws f6, f2
; CHECK-P8-NEXT:    xxswapd vs2, vs2
; CHECK-P8-NEXT:    xscvdpsxws f7, f3
; CHECK-P8-NEXT:    xxswapd vs3, vs3
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    mfvsrwz r3, f4
; CHECK-P8-NEXT:    xscvdpsxws f2, f2
; CHECK-P8-NEXT:    xscvdpsxws f3, f3
; CHECK-P8-NEXT:    mfvsrwz r4, f5
; CHECK-P8-NEXT:    mtvsrd f4, r3
; CHECK-P8-NEXT:    mfvsrwz r3, f6
; CHECK-P8-NEXT:    mtvsrd f5, r4
; CHECK-P8-NEXT:    xxswapd v2, vs4
; CHECK-P8-NEXT:    mfvsrwz r4, f7
; CHECK-P8-NEXT:    mtvsrd f6, r3
; CHECK-P8-NEXT:    xxswapd v3, vs5
; CHECK-P8-NEXT:    mfvsrwz r3, f0
; CHECK-P8-NEXT:    mtvsrd f7, r4
; CHECK-P8-NEXT:    xxswapd v4, vs6
; CHECK-P8-NEXT:    mfvsrwz r4, f1
; CHECK-P8-NEXT:    mtvsrd f0, r3
; CHECK-P8-NEXT:    xxswapd v1, vs7
; CHECK-P8-NEXT:    mfvsrwz r3, f2
; CHECK-P8-NEXT:    mtvsrd f1, r4
; CHECK-P8-NEXT:    xxswapd v5, vs0
; CHECK-P8-NEXT:    mfvsrwz r4, f3
; CHECK-P8-NEXT:    mtvsrd f2, r3
; CHECK-P8-NEXT:    xxswapd v0, vs1
; CHECK-P8-NEXT:    mtvsrd f0, r4
; CHECK-P8-NEXT:    xxswapd v6, vs2
; CHECK-P8-NEXT:    vmrglh v2, v5, v2
; CHECK-P8-NEXT:    xxswapd v5, vs0
; CHECK-P8-NEXT:    vmrglh v3, v0, v3
; CHECK-P8-NEXT:    vmrglh v4, v6, v4
; CHECK-P8-NEXT:    vmrglh v5, v5, v1
; CHECK-P8-NEXT:    vmrglw v2, v3, v2
; CHECK-P8-NEXT:    vmrglw v3, v5, v4
; CHECK-P8-NEXT:    xxmrgld v2, v3, v2
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test8elt_signed:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs3, 0(r3)
; CHECK-P9-NEXT:    xscvdpsxws f4, f3
; CHECK-P9-NEXT:    xxswapd vs3, vs3
; CHECK-P9-NEXT:    xscvdpsxws f3, f3
; CHECK-P9-NEXT:    lxv vs0, 48(r3)
; CHECK-P9-NEXT:    lxv vs1, 32(r3)
; CHECK-P9-NEXT:    lxv vs2, 16(r3)
; CHECK-P9-NEXT:    mfvsrwz r3, f4
; CHECK-P9-NEXT:    mtvsrd f4, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f3
; CHECK-P9-NEXT:    xxswapd v2, vs4
; CHECK-P9-NEXT:    mtvsrd f3, r3
; CHECK-P9-NEXT:    xxswapd v3, vs3
; CHECK-P9-NEXT:    xscvdpsxws f3, f2
; CHECK-P9-NEXT:    xxswapd vs2, vs2
; CHECK-P9-NEXT:    xscvdpsxws f2, f2
; CHECK-P9-NEXT:    mfvsrwz r3, f3
; CHECK-P9-NEXT:    mtvsrd f3, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f2
; CHECK-P9-NEXT:    mtvsrd f2, r3
; CHECK-P9-NEXT:    xxswapd v4, vs2
; CHECK-P9-NEXT:    xscvdpsxws f2, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mfvsrwz r3, f2
; CHECK-P9-NEXT:    mtvsrd f2, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f1
; CHECK-P9-NEXT:    vmrglh v2, v2, v3
; CHECK-P9-NEXT:    xxswapd v3, vs3
; CHECK-P9-NEXT:    vmrglh v3, v3, v4
; CHECK-P9-NEXT:    vmrglw v2, v3, v2
; CHECK-P9-NEXT:    xxswapd v3, vs2
; CHECK-P9-NEXT:    mtvsrd f1, r3
; CHECK-P9-NEXT:    xxswapd v4, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f0
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    mfvsrwz r3, f1
; CHECK-P9-NEXT:    mtvsrd f1, r3
; CHECK-P9-NEXT:    mfvsrwz r3, f0
; CHECK-P9-NEXT:    mtvsrd f0, r3
; CHECK-P9-NEXT:    vmrglh v3, v3, v4
; CHECK-P9-NEXT:    xxswapd v4, vs1
; CHECK-P9-NEXT:    xxswapd v5, vs0
; CHECK-P9-NEXT:    vmrglh v4, v4, v5
; CHECK-P9-NEXT:    vmrglw v3, v4, v3
; CHECK-P9-NEXT:    xxmrgld v2, v3, v2
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test8elt_signed:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs3, 48(r3)
; CHECK-BE-NEXT:    xscvdpsxws f4, f3
; CHECK-BE-NEXT:    xxswapd vs3, vs3
; CHECK-BE-NEXT:    xscvdpsxws f3, f3
; CHECK-BE-NEXT:    lxv vs2, 32(r3)
; CHECK-BE-NEXT:    lxv vs0, 0(r3)
; CHECK-BE-NEXT:    lxv vs1, 16(r3)
; CHECK-BE-NEXT:    mfvsrwz r3, f4
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v2, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f3
; CHECK-BE-NEXT:    xscvdpsxws f3, f2
; CHECK-BE-NEXT:    xxswapd vs2, vs2
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    xscvdpsxws f2, f2
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    vmrghh v2, v2, v3
; CHECK-BE-NEXT:    mfvsrwz r3, f3
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f2
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mtvsrd v4, r3
; CHECK-BE-NEXT:    vmrghh v3, v3, v4
; CHECK-BE-NEXT:    mfvsrwz r3, f2
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    vmrghw v2, v3, v2
; CHECK-BE-NEXT:    mtvsrd v3, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f1
; CHECK-BE-NEXT:    xscvdpsxws f1, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    mtvsrd v4, r3
; CHECK-BE-NEXT:    vmrghh v3, v3, v4
; CHECK-BE-NEXT:    mfvsrwz r3, f1
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v4, r3
; CHECK-BE-NEXT:    mfvsrwz r3, f0
; CHECK-BE-NEXT:    sldi r3, r3, 48
; CHECK-BE-NEXT:    mtvsrd v5, r3
; CHECK-BE-NEXT:    vmrghh v4, v4, v5
; CHECK-BE-NEXT:    vmrghw v3, v4, v3
; CHECK-BE-NEXT:    xxmrghd v2, v3, v2
; CHECK-BE-NEXT:    blr
entry:
  %a = load <8 x double>, <8 x double>* %0, align 64
  %1 = fptosi <8 x double> %a to <8 x i16>
  ret <8 x i16> %1
}

define void @test16elt_signed(<16 x i16>* noalias nocapture sret %agg.result, <16 x double>* nocapture readonly) local_unnamed_addr #3 {
; CHECK-P8-LABEL: test16elt_signed:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    lxvd2x vs0, 0, r4
; CHECK-P8-NEXT:    li r5, 16
; CHECK-P8-NEXT:    li r6, 32
; CHECK-P8-NEXT:    lxvd2x vs1, r4, r5
; CHECK-P8-NEXT:    lxvd2x vs2, r4, r6
; CHECK-P8-NEXT:    li r6, 48
; CHECK-P8-NEXT:    lxvd2x vs3, r4, r6
; CHECK-P8-NEXT:    li r6, 64
; CHECK-P8-NEXT:    xscvdpsxws f4, f0
; CHECK-P8-NEXT:    lxvd2x vs5, r4, r6
; CHECK-P8-NEXT:    li r6, 80
; CHECK-P8-NEXT:    xxswapd vs0, vs0
; CHECK-P8-NEXT:    xscvdpsxws f6, f1
; CHECK-P8-NEXT:    lxvd2x vs7, r4, r6
; CHECK-P8-NEXT:    li r6, 96
; CHECK-P8-NEXT:    xxswapd vs1, vs1
; CHECK-P8-NEXT:    xscvdpsxws f8, f2
; CHECK-P8-NEXT:    lxvd2x vs9, r4, r6
; CHECK-P8-NEXT:    li r6, 112
; CHECK-P8-NEXT:    xxswapd vs2, vs2
; CHECK-P8-NEXT:    xscvdpsxws f10, f3
; CHECK-P8-NEXT:    lxvd2x vs11, r4, r6
; CHECK-P8-NEXT:    xxswapd vs3, vs3
; CHECK-P8-NEXT:    xscvdpsxws f12, f5
; CHECK-P8-NEXT:    xxswapd vs5, vs5
; CHECK-P8-NEXT:    xscvdpsxws f13, f7
; CHECK-P8-NEXT:    xxswapd vs7, vs7
; CHECK-P8-NEXT:    xscvdpsxws v2, f9
; CHECK-P8-NEXT:    xxswapd vs9, vs9
; CHECK-P8-NEXT:    mfvsrwz r4, f4
; CHECK-P8-NEXT:    xscvdpsxws v3, f11
; CHECK-P8-NEXT:    xxswapd vs11, vs11
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    mfvsrwz r6, f6
; CHECK-P8-NEXT:    mtvsrd f4, r4
; CHECK-P8-NEXT:    mfvsrwz r4, f8
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    xxswapd v4, vs4
; CHECK-P8-NEXT:    xscvdpsxws f2, f2
; CHECK-P8-NEXT:    mtvsrd f6, r6
; CHECK-P8-NEXT:    mfvsrwz r6, f10
; CHECK-P8-NEXT:    mtvsrd f8, r4
; CHECK-P8-NEXT:    xxswapd v5, vs6
; CHECK-P8-NEXT:    mfvsrwz r4, f12
; CHECK-P8-NEXT:    xscvdpsxws f5, f5
; CHECK-P8-NEXT:    xxswapd v0, vs8
; CHECK-P8-NEXT:    mtvsrd f10, r6
; CHECK-P8-NEXT:    mfvsrwz r6, f13
; CHECK-P8-NEXT:    mtvsrd f12, r4
; CHECK-P8-NEXT:    xxswapd v1, vs10
; CHECK-P8-NEXT:    mfvsrwz r4, v2
; CHECK-P8-NEXT:    xscvdpsxws f3, f3
; CHECK-P8-NEXT:    xxswapd v6, vs12
; CHECK-P8-NEXT:    xscvdpsxws f9, f9
; CHECK-P8-NEXT:    mtvsrd f13, r6
; CHECK-P8-NEXT:    mfvsrwz r6, v3
; CHECK-P8-NEXT:    mtvsrd v2, r4
; CHECK-P8-NEXT:    xxswapd v7, vs13
; CHECK-P8-NEXT:    mfvsrwz r4, f0
; CHECK-P8-NEXT:    xscvdpsxws f7, f7
; CHECK-P8-NEXT:    xxswapd v2, v2
; CHECK-P8-NEXT:    xscvdpsxws f11, f11
; CHECK-P8-NEXT:    mtvsrd v3, r6
; CHECK-P8-NEXT:    mfvsrwz r6, f1
; CHECK-P8-NEXT:    mtvsrd f0, r4
; CHECK-P8-NEXT:    xxswapd v3, v3
; CHECK-P8-NEXT:    mfvsrwz r4, f2
; CHECK-P8-NEXT:    mtvsrd f1, r6
; CHECK-P8-NEXT:    xxswapd v8, vs0
; CHECK-P8-NEXT:    mtvsrd f2, r4
; CHECK-P8-NEXT:    mfvsrwz r4, f5
; CHECK-P8-NEXT:    xxswapd v9, vs1
; CHECK-P8-NEXT:    mfvsrwz r6, f3
; CHECK-P8-NEXT:    xxswapd v10, vs2
; CHECK-P8-NEXT:    mtvsrd f5, r4
; CHECK-P8-NEXT:    mfvsrwz r4, f9
; CHECK-P8-NEXT:    mtvsrd f3, r6
; CHECK-P8-NEXT:    mfvsrwz r6, f7
; CHECK-P8-NEXT:    mtvsrd f9, r4
; CHECK-P8-NEXT:    mfvsrwz r4, f11
; CHECK-P8-NEXT:    vmrglh v4, v8, v4
; CHECK-P8-NEXT:    xxswapd v8, vs3
; CHECK-P8-NEXT:    vmrglh v5, v9, v5
; CHECK-P8-NEXT:    xxswapd v9, vs5
; CHECK-P8-NEXT:    mtvsrd f7, r6
; CHECK-P8-NEXT:    mtvsrd f0, r4
; CHECK-P8-NEXT:    vmrglh v0, v10, v0
; CHECK-P8-NEXT:    xxswapd v10, vs7
; CHECK-P8-NEXT:    vmrglh v1, v8, v1
; CHECK-P8-NEXT:    xxswapd v8, vs9
; CHECK-P8-NEXT:    vmrglh v6, v9, v6
; CHECK-P8-NEXT:    xxswapd v9, vs0
; CHECK-P8-NEXT:    vmrglh v7, v10, v7
; CHECK-P8-NEXT:    vmrglh v2, v8, v2
; CHECK-P8-NEXT:    vmrglh v3, v9, v3
; CHECK-P8-NEXT:    vmrglw v4, v5, v4
; CHECK-P8-NEXT:    vmrglw v5, v1, v0
; CHECK-P8-NEXT:    vmrglw v0, v7, v6
; CHECK-P8-NEXT:    vmrglw v2, v3, v2
; CHECK-P8-NEXT:    xxmrgld v3, v5, v4
; CHECK-P8-NEXT:    stvx v3, 0, r3
; CHECK-P8-NEXT:    xxmrgld v2, v2, v0
; CHECK-P8-NEXT:    stvx v2, r3, r5
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test16elt_signed:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs4, 0(r4)
; CHECK-P9-NEXT:    lxv vs3, 16(r4)
; CHECK-P9-NEXT:    lxv vs2, 32(r4)
; CHECK-P9-NEXT:    xscvdpsxws f5, f4
; CHECK-P9-NEXT:    lxv vs1, 48(r4)
; CHECK-P9-NEXT:    xscvdpsxws f6, f3
; CHECK-P9-NEXT:    lxv vs0, 64(r4)
; CHECK-P9-NEXT:    xscvdpsxws f7, f2
; CHECK-P9-NEXT:    xscvdpsxws f8, f1
; CHECK-P9-NEXT:    xxswapd vs4, vs4
; CHECK-P9-NEXT:    xscvdpsxws f4, f4
; CHECK-P9-NEXT:    mfvsrwz r5, f5
; CHECK-P9-NEXT:    xscvdpsxws f9, f0
; CHECK-P9-NEXT:    xxswapd vs3, vs3
; CHECK-P9-NEXT:    xscvdpsxws f3, f3
; CHECK-P9-NEXT:    mtvsrd f5, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f6
; CHECK-P9-NEXT:    xxswapd vs2, vs2
; CHECK-P9-NEXT:    xscvdpsxws f2, f2
; CHECK-P9-NEXT:    mtvsrd f6, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f7
; CHECK-P9-NEXT:    mtvsrd f7, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f8
; CHECK-P9-NEXT:    mtvsrd f8, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f9
; CHECK-P9-NEXT:    mtvsrd f9, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f4
; CHECK-P9-NEXT:    mtvsrd f4, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f3
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    xxswapd v2, vs5
; CHECK-P9-NEXT:    xxswapd v5, vs8
; CHECK-P9-NEXT:    xxswapd v0, vs9
; CHECK-P9-NEXT:    mtvsrd f3, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f2
; CHECK-P9-NEXT:    mtvsrd f2, r5
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    xxswapd v1, vs2
; CHECK-P9-NEXT:    lxv vs2, 80(r4)
; CHECK-P9-NEXT:    xxswapd v3, vs4
; CHECK-P9-NEXT:    vmrglh v2, v2, v3
; CHECK-P9-NEXT:    xxswapd v3, vs6
; CHECK-P9-NEXT:    xxswapd v4, vs3
; CHECK-P9-NEXT:    xscvdpsxws f3, f2
; CHECK-P9-NEXT:    xxswapd vs2, vs2
; CHECK-P9-NEXT:    mfvsrwz r5, f1
; CHECK-P9-NEXT:    vmrglh v3, v3, v4
; CHECK-P9-NEXT:    xxswapd v4, vs7
; CHECK-P9-NEXT:    mtvsrd f1, r5
; CHECK-P9-NEXT:    mfvsrwz r5, f0
; CHECK-P9-NEXT:    vmrglh v4, v4, v1
; CHECK-P9-NEXT:    xxswapd v1, vs1
; CHECK-P9-NEXT:    mtvsrd f0, r5
; CHECK-P9-NEXT:    vmrglh v5, v5, v1
; CHECK-P9-NEXT:    xscvdpsxws f2, f2
; CHECK-P9-NEXT:    xxswapd v1, vs0
; CHECK-P9-NEXT:    lxv vs0, 112(r4)
; CHECK-P9-NEXT:    lxv vs1, 96(r4)
; CHECK-P9-NEXT:    mfvsrwz r4, f3
; CHECK-P9-NEXT:    mtvsrd f3, r4
; CHECK-P9-NEXT:    mfvsrwz r4, f2
; CHECK-P9-NEXT:    vmrglw v2, v3, v2
; CHECK-P9-NEXT:    vmrglw v3, v5, v4
; CHECK-P9-NEXT:    xxmrgld vs4, v3, v2
; CHECK-P9-NEXT:    xxswapd v2, vs3
; CHECK-P9-NEXT:    vmrglh v0, v0, v1
; CHECK-P9-NEXT:    mtvsrd f2, r4
; CHECK-P9-NEXT:    xxswapd v3, vs2
; CHECK-P9-NEXT:    xscvdpsxws f2, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mfvsrwz r4, f2
; CHECK-P9-NEXT:    mtvsrd f2, r4
; CHECK-P9-NEXT:    mfvsrwz r4, f1
; CHECK-P9-NEXT:    mtvsrd f1, r4
; CHECK-P9-NEXT:    xxswapd v4, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f0
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    mfvsrwz r4, f1
; CHECK-P9-NEXT:    mtvsrd f1, r4
; CHECK-P9-NEXT:    mfvsrwz r4, f0
; CHECK-P9-NEXT:    vmrglh v2, v2, v3
; CHECK-P9-NEXT:    xxswapd v3, vs2
; CHECK-P9-NEXT:    vmrglh v3, v3, v4
; CHECK-P9-NEXT:    xxswapd v4, vs1
; CHECK-P9-NEXT:    vmrglw v2, v2, v0
; CHECK-P9-NEXT:    mtvsrd f0, r4
; CHECK-P9-NEXT:    xxswapd v5, vs0
; CHECK-P9-NEXT:    vmrglh v4, v4, v5
; CHECK-P9-NEXT:    vmrglw v3, v4, v3
; CHECK-P9-NEXT:    xxmrgld vs0, v3, v2
; CHECK-P9-NEXT:    stxv vs0, 16(r3)
; CHECK-P9-NEXT:    stxv vs4, 0(r3)
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test16elt_signed:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs4, 48(r4)
; CHECK-BE-NEXT:    xscvdpsxws f5, f4
; CHECK-BE-NEXT:    xxswapd vs4, vs4
; CHECK-BE-NEXT:    lxv vs3, 32(r4)
; CHECK-BE-NEXT:    xscvdpsxws f6, f3
; CHECK-BE-NEXT:    xxswapd vs3, vs3
; CHECK-BE-NEXT:    xscvdpsxws f4, f4
; CHECK-BE-NEXT:    mfvsrwz r5, f5
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    lxv vs2, 16(r4)
; CHECK-BE-NEXT:    xscvdpsxws f3, f3
; CHECK-BE-NEXT:    xscvdpsxws f7, f2
; CHECK-BE-NEXT:    xxswapd vs2, vs2
; CHECK-BE-NEXT:    xscvdpsxws f2, f2
; CHECK-BE-NEXT:    mtvsrd v2, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f4
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    lxv vs1, 0(r4)
; CHECK-BE-NEXT:    xscvdpsxws f4, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mtvsrd v3, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f6
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    lxv vs0, 112(r4)
; CHECK-BE-NEXT:    vmrghh v2, v2, v3
; CHECK-BE-NEXT:    mtvsrd v3, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f3
; CHECK-BE-NEXT:    xscvdpsxws f3, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    mtvsrd v4, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f7
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    vmrghh v3, v3, v4
; CHECK-BE-NEXT:    mtvsrd v4, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f4
; CHECK-BE-NEXT:    vmrghw v2, v3, v2
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    mtvsrd v5, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f3
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    mtvsrd v0, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f2
; CHECK-BE-NEXT:    lxv vs2, 96(r4)
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    mtvsrd v1, r5
; CHECK-BE-NEXT:    mfvsrwz r5, f1
; CHECK-BE-NEXT:    lxv vs1, 80(r4)
; CHECK-BE-NEXT:    xscvdpsxws f3, f2
; CHECK-BE-NEXT:    xxswapd vs2, vs2
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    vmrghh v4, v4, v1
; CHECK-BE-NEXT:    mtvsrd v1, r5
; CHECK-BE-NEXT:    xscvdpsxws f2, f2
; CHECK-BE-NEXT:    vmrghh v5, v5, v1
; CHECK-BE-NEXT:    mfvsrwz r5, f0
; CHECK-BE-NEXT:    lxv vs0, 64(r4)
; CHECK-BE-NEXT:    mfvsrwz r4, f3
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    vmrghw v3, v5, v4
; CHECK-BE-NEXT:    xxmrghd vs3, v3, v2
; CHECK-BE-NEXT:    mtvsrd v2, r4
; CHECK-BE-NEXT:    mfvsrwz r4, f2
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mtvsrd v3, r4
; CHECK-BE-NEXT:    vmrghh v2, v2, v3
; CHECK-BE-NEXT:    mfvsrwz r4, f2
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    mtvsrd v3, r4
; CHECK-BE-NEXT:    mfvsrwz r4, f1
; CHECK-BE-NEXT:    xscvdpsxws f1, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    mtvsrd v4, r4
; CHECK-BE-NEXT:    vmrghh v3, v3, v4
; CHECK-BE-NEXT:    mfvsrwz r4, f1
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    mtvsrd v4, r4
; CHECK-BE-NEXT:    mfvsrwz r4, f0
; CHECK-BE-NEXT:    sldi r5, r5, 48
; CHECK-BE-NEXT:    mtvsrd v1, r5
; CHECK-BE-NEXT:    vmrghh v0, v0, v1
; CHECK-BE-NEXT:    vmrghw v2, v2, v0
; CHECK-BE-NEXT:    stxv vs3, 0(r3)
; CHECK-BE-NEXT:    sldi r4, r4, 48
; CHECK-BE-NEXT:    mtvsrd v5, r4
; CHECK-BE-NEXT:    vmrghh v4, v4, v5
; CHECK-BE-NEXT:    vmrghw v3, v4, v3
; CHECK-BE-NEXT:    xxmrghd vs0, v3, v2
; CHECK-BE-NEXT:    stxv vs0, 16(r3)
; CHECK-BE-NEXT:    blr
entry:
  %a = load <16 x double>, <16 x double>* %0, align 128
  %1 = fptosi <16 x double> %a to <16 x i16>
  store <16 x i16> %1, <16 x i16>* %agg.result, align 32
  ret void
}