Index of /pub/slack-stuff/ROCm-5.1.1-old/llvm-project/llvm/test/CodeGen/RISCV

Icon  Name                    Last modified      Size  Description
[PARENTDIR] Parent Directory - [DIR] GlobalISel/ 2022-05-07 15:32 - [   ] MachineSink-implicit..> 2022-05-07 15:32 935 [   ] add-before-shl.ll 2022-05-07 15:32 6.6K [   ] add-imm.ll 2022-05-07 15:32 6.6K [   ] addc-adde-sube-subc.ll 2022-05-07 15:32 855 [   ] addcarry.ll 2022-05-07 15:32 1.5K [   ] addimm-mulimm.ll 2022-05-07 15:32 25K [   ] addrspacecast.ll 2022-05-07 15:32 1.5K [   ] aext-to-sext.ll 2022-05-07 15:32 2.5K [   ] align-loops.ll 2022-05-07 15:32 1.2K [   ] align.ll 2022-05-07 15:32 318 [   ] alloca.ll 2022-05-07 15:32 3.4K [   ] alu16.ll 2022-05-07 15:32 6.9K [   ] alu32.ll 2022-05-07 15:32 7.9K [   ] alu64.ll 2022-05-07 15:32 12K [   ] alu8.ll 2022-05-07 15:32 6.5K [   ] analyze-branch.ll 2022-05-07 15:32 2.3K [   ] arith-with-overflow.ll 2022-05-07 15:32 2.2K [   ] atomic-cmpxchg-flag.ll 2022-05-07 15:32 1.1K [   ] atomic-cmpxchg.ll 2022-05-07 15:32 90K [   ] atomic-fence.ll 2022-05-07 15:32 1.6K [   ] atomic-load-store.ll 2022-05-07 15:32 35K [   ] atomic-rmw.ll 2022-05-07 15:32 590K [   ] atomic-signext.ll 2022-05-07 15:32 127K [   ] attributes.ll 2022-05-07 15:32 5.0K [   ] blockaddress.ll 2022-05-07 15:32 791 [   ] branch-relaxation.ll 2022-05-07 15:32 1.7K [   ] branch.ll 2022-05-07 15:32 3.5K [   ] bswap-ctlz-cttz-ctpo..> 2022-05-07 15:32 34K [   ] byval.ll 2022-05-07 15:32 1.3K [   ] callee-saved-fpr32s.ll 2022-05-07 15:32 58K [   ] callee-saved-fpr64s.ll 2022-05-07 15:32 38K [   ] callee-saved-gprs.ll 2022-05-07 15:32 47K [   ] calling-conv-half.ll 2022-05-07 15:32 25K [   ] calling-conv-ilp32-i..> 2022-05-07 15:32 11K [   ] calling-conv-ilp32-i..> 2022-05-07 15:32 39K [   ] calling-conv-ilp32.ll 2022-05-07 15:32 7.5K [   ] calling-conv-ilp32d.ll 2022-05-07 15:32 11K [   ] calling-conv-ilp32f-..> 2022-05-07 15:32 8.0K [   ] calling-conv-lp64-lp..> 2022-05-07 15:32 2.3K [   ] calling-conv-lp64-lp..> 2022-05-07 15:32 17K [   ] calling-conv-lp64.ll 2022-05-07 15:32 7.7K [   ] calling-conv-rv32f-i..> 2022-05-07 15:32 2.7K [   ] calling-conv-sext-ze..> 2022-05-07 15:32 10K [   ] calling-conv-vector-..> 2022-05-07 15:32 2.0K [   ] calls.ll 2022-05-07 15:32 10K [   ] cmp-bool.ll 2022-05-07 15:32 1.5K [   ] codemodel-lowering.ll 2022-05-07 15:32 4.8K [   ] compress-float.ll 2022-05-07 15:32 2.2K [   ] compress-inline-asm.ll 2022-05-07 15:32 429 [   ] compress.ll 2022-05-07 15:32 5.3K [   ] copy-frameindex.mir 2022-05-07 15:32 2.2K [   ] copysign-casts.ll 2022-05-07 15:32 16K [   ] disable-tail-calls.ll 2022-05-07 15:32 1.8K [   ] disjoint.ll 2022-05-07 15:32 1.1K [   ] div.ll 2022-05-07 15:32 38K [   ] double-arith-strict.ll 2022-05-07 15:32 30K [   ] double-arith.ll 2022-05-07 15:32 49K [   ] double-bitmanip-dagc..> 2022-05-07 15:32 4.2K [   ] double-br-fcmp.ll 2022-05-07 15:32 21K [   ] double-calling-conv.ll 2022-05-07 15:32 4.9K [   ] double-convert-stric..> 2022-05-07 15:32 28K [   ] double-convert.ll 2022-05-07 15:32 49K [   ] double-fcmp.ll 2022-05-07 15:32 23K [   ] double-frem.ll 2022-05-07 15:32 1.0K [   ] double-imm.ll 2022-05-07 15:32 1.9K [   ] double-intrinsics.ll 2022-05-07 15:32 39K [   ] double-isnan.ll 2022-05-07 15:32 1.1K [   ] double-mem.ll 2022-05-07 15:32 8.4K [   ] double-previous-fail..> 2022-05-07 15:32 1.7K [   ] double-select-fcmp.ll 2022-05-07 15:32 18K [   ] double-stack-spill-r..> 2022-05-07 15:32 2.4K [   ] dwarf-eh.ll 2022-05-07 15:32 2.5K [   ] elf-preemption.ll 2022-05-07 15:32 10K [   ] exception-pointer-re..> 2022-05-07 15:32 3.5K [   ] fastcc-float.ll 2022-05-07 15:32 2.3K [   ] fastcc-int.ll 2022-05-07 15:32 2.6K [   ] fixups-diff.ll 2022-05-07 15:32 2.0K [   ] fixups-relax-diff.ll 2022-05-07 15:32 660 [   ] float-arith-strict.ll 2022-05-07 15:32 24K [   ] float-arith.ll 2022-05-07 15:32 39K [   ] float-bit-preserving..> 2022-05-07 15:32 12K [   ] float-bitmanip-dagco..> 2022-05-07 15:32 3.6K [   ] float-br-fcmp.ll 2022-05-07 15:32 20K [   ] float-convert-strict.ll 2022-05-07 15:32 24K [   ] float-convert.ll 2022-05-07 15:32 42K [   ] float-fcmp.ll 2022-05-07 15:32 20K [   ] float-frem.ll 2022-05-07 15:32 1.7K [   ] float-imm.ll 2022-05-07 15:32 1.4K [   ] float-intrinsics.ll 2022-05-07 15:32 37K [   ] float-isnan.ll 2022-05-07 15:32 1.1K [   ] float-mem.ll 2022-05-07 15:32 6.5K [   ] float-select-fcmp.ll 2022-05-07 15:32 14K [   ] flt-rounds.ll 2022-05-07 15:32 612 [   ] fold-addi-loadstore.ll 2022-05-07 15:32 7.8K [   ] fp-imm.ll 2022-05-07 15:32 3.0K [   ] fp128.ll 2022-05-07 15:32 3.1K [   ] fp16-promote.ll 2022-05-07 15:32 4.6K [   ] fpclamptosat.ll 2022-05-07 15:32 135K [   ] fpclamptosat_vec.ll 2022-05-07 15:32 154K [   ] fpenv.ll 2022-05-07 15:32 2.9K [   ] frame-info.ll 2022-05-07 15:32 8.2K [   ] frame.ll 2022-05-07 15:32 2.1K [   ] frameaddr-returnaddr.ll 2022-05-07 15:32 5.0K [   ] frm-dependency.ll 2022-05-07 15:32 5.5K [   ] get-register-invalid.ll 2022-05-07 15:32 307 [   ] get-register-noreser..> 2022-05-07 15:32 965 [   ] get-register-reserve.ll 2022-05-07 15:32 1.1K [   ] get-setcc-result-typ..> 2022-05-07 15:32 1.0K [   ] ghccc-rv32.ll 2022-05-07 15:32 4.4K [   ] ghccc-rv64.ll 2022-05-07 15:32 4.4K [   ] half-arith-strict.ll 2022-05-07 15:32 8.1K [   ] half-arith.ll 2022-05-07 15:32 67K [   ] half-bitmanip-dagcom..> 2022-05-07 15:32 3.7K [   ] half-br-fcmp.ll 2022-05-07 15:32 17K [   ] half-convert-strict.ll 2022-05-07 15:32 23K [   ] half-convert.ll 2022-05-07 15:32 76K [   ] half-fcmp.ll 2022-05-07 15:32 13K [   ] half-frem.ll 2022-05-07 15:32 1.3K [   ] half-imm.ll 2022-05-07 15:32 1.3K [   ] half-intrinsics.ll 2022-05-07 15:32 70K [   ] half-isnan.ll 2022-05-07 15:32 1.1K [   ] half-mem.ll 2022-05-07 15:32 5.9K [   ] half-select-fcmp.ll 2022-05-07 15:32 11K [   ] hoist-global-addr-ba..> 2022-05-07 15:32 6.6K [   ] i32-icmp.ll 2022-05-07 15:32 4.9K [   ] imm-cse.ll 2022-05-07 15:32 1.2K [   ] imm.ll 2022-05-07 15:32 49K [   ] indirectbr.ll 2022-05-07 15:32 860 [   ] init-array.ll 2022-05-07 15:32 1.3K [   ] inline-asm-S-constra..> 2022-05-07 15:32 1.6K [   ] inline-asm-abi-names.ll 2022-05-07 15:32 46K [   ] inline-asm-clobbers.ll 2022-05-07 15:32 2.3K [   ] inline-asm-d-abi-nam..> 2022-05-07 15:32 46K [   ] inline-asm-d-constra..> 2022-05-07 15:32 2.3K [   ] inline-asm-f-abi-nam..> 2022-05-07 15:32 45K [   ] inline-asm-f-constra..> 2022-05-07 15:32 1.9K [   ] inline-asm-i-constra..> 2022-05-07 15:32 385 [   ] inline-asm-invalid.ll 2022-05-07 15:32 1.1K [   ] inline-asm.ll 2022-05-07 15:32 7.3K [   ] interrupt-attr-args-..> 2022-05-07 15:32 349 [   ] interrupt-attr-calle..> 2022-05-07 15:32 2.8K [   ] interrupt-attr-inval..> 2022-05-07 15:32 334 [   ] interrupt-attr-nocal..> 2022-05-07 15:32 36K [   ] interrupt-attr-ret-e..> 2022-05-07 15:32 351 [   ] interrupt-attr.ll 2022-05-07 15:32 60K [DIR] intrinsics/ 2022-05-07 15:32 - [   ] jumptable.ll 2022-05-07 15:32 11K [   ] large-stack.ll 2022-05-07 15:32 7.1K [   ] legalize-fneg.ll 2022-05-07 15:32 2.2K [   ] lit.local.cfg 2022-05-07 15:32 69 [   ] live-sp.mir 2022-05-07 15:32 3.1K [   ] lsr-legaladdimm.ll 2022-05-07 15:32 1.6K [   ] machine-outliner-pat..> 2022-05-07 15:32 2.1K [   ] machineoutliner-jump..> 2022-05-07 15:32 1.9K [   ] machineoutliner.mir 2022-05-07 15:32 3.6K [   ] mattr-invalid-combin..> 2022-05-07 15:32 170 [   ] mem.ll 2022-05-07 15:32 5.2K [   ] mem64.ll 2022-05-07 15:32 5.8K [   ] mir-target-flags.ll 2022-05-07 15:32 2.9K [   ] module-target-abi.ll 2022-05-07 15:32 813 [   ] module-target-abi2.ll 2022-05-07 15:32 939 [   ] mul.ll 2022-05-07 15:32 42K [   ] musttail-call.ll 2022-05-07 15:32 781 [   ] neg-abs.ll 2022-05-07 15:32 4.5K [   ] nomerge.ll 2022-05-07 15:32 621 [   ] option-nopic.ll 2022-05-07 15:32 554 [   ] option-norelax.ll 2022-05-07 15:32 443 [   ] option-norvc.ll 2022-05-07 15:32 489 [   ] option-pic.ll 2022-05-07 15:32 503 [   ] option-relax.ll 2022-05-07 15:32 443 [   ] option-rvc.ll 2022-05-07 15:32 487 [   ] optnone-store-no-com..> 2022-05-07 15:32 519 [   ] out-of-reach-emergen..> 2022-05-07 15:32 2.9K [   ] overflow-intrinsic-o..> 2022-05-07 15:32 576 [   ] patchable-function-e..> 2022-05-07 15:32 2.4K [   ] pic-models.ll 2022-05-07 15:32 2.7K [   ] pr40333.ll 2022-05-07 15:32 700 [   ] pr51206.ll 2022-05-07 15:32 2.1K [   ] prefetch.ll 2022-05-07 15:32 597 [   ] readcyclecounter.ll 2022-05-07 15:32 914 [   ] rem.ll 2022-05-07 15:32 22K [   ] remat.ll 2022-05-07 15:32 7.6K [   ] reserved-reg-errors.ll 2022-05-07 15:32 1.9K [   ] reserved-regs.ll 2022-05-07 15:32 7.4K [   ] rotl-rotr.ll 2022-05-07 15:32 1.0K [   ] rv32e.ll 2022-05-07 15:32 183 [   ] rv32i-rv64i-float-do..> 2022-05-07 15:32 2.9K [   ] rv32i-rv64i-half.ll 2022-05-07 15:32 2.9K [   ] rv32zba.ll 2022-05-07 15:32 14K [   ] rv32zbb-intrinsic.ll 2022-05-07 15:32 451 [   ] rv32zbb-zbp.ll 2022-05-07 15:32 17K [   ] rv32zbb.ll 2022-05-07 15:32 25K [   ] rv32zbc-intrinsic.ll 2022-05-07 15:32 1.0K [   ] rv32zbe-intrinsic.ll 2022-05-07 15:32 820 [   ] rv32zbp-intrinsic.ll 2022-05-07 15:32 4.1K [   ] rv32zbp.ll 2022-05-07 15:32 83K [   ] rv32zbr.ll 2022-05-07 15:32 1.7K [   ] rv32zbs.ll 2022-05-07 15:32 20K [   ] rv32zbt.ll 2022-05-07 15:32 15K [   ] rv64-large-stack.ll 2022-05-07 15:32 1.1K [   ] rv64d-double-convert..> 2022-05-07 15:32 5.1K [   ] rv64d-double-convert.ll 2022-05-07 15:32 3.5K [   ] rv64f-float-convert-..> 2022-05-07 15:32 5.0K [   ] rv64f-float-convert.ll 2022-05-07 15:32 5.1K [   ] rv64f-half-convert-s..> 2022-05-07 15:32 4.6K [   ] rv64f-half-convert.ll 2022-05-07 15:32 4.7K [   ] rv64i-complex-float.ll 2022-05-07 15:32 2.4K [   ] rv64i-demanded-bits.ll 2022-05-07 15:32 906 [   ] rv64i-double-softflo..> 2022-05-07 15:32 2.1K [   ] rv64i-exhaustive-w-i..> 2022-05-07 15:32 50K [   ] rv64i-single-softflo..> 2022-05-07 15:32 1.4K [   ] rv64i-tricky-shifts.ll 2022-05-07 15:32 1.3K [   ] rv64i-w-insts-legali..> 2022-05-07 15:32 2.8K [   ] rv64m-exhaustive-w-i..> 2022-05-07 15:32 37K [   ] rv64m-w-insts-legali..> 2022-05-07 15:32 1.3K [   ] rv64zba.ll 2022-05-07 15:32 27K [   ] rv64zbb-intrinsic.ll 2022-05-07 15:32 753 [   ] rv64zbb-zbp.ll 2022-05-07 15:32 19K [   ] rv64zbb.ll 2022-05-07 15:32 33K [   ] rv64zbc-intrinsic.ll 2022-05-07 15:32 1.0K [   ] rv64zbe-intrinsic.ll 2022-05-07 15:32 2.3K [   ] rv64zbp-intrinsic.ll 2022-05-07 15:32 8.1K [   ] rv64zbp.ll 2022-05-07 15:32 98K [   ] rv64zbr.ll 2022-05-07 15:32 2.2K [   ] rv64zbs.ll 2022-05-07 15:32 28K [   ] rv64zbt.ll 2022-05-07 15:32 13K [DIR] rvv/ 2022-05-07 15:32 - [   ] sadd_sat.ll 2022-05-07 15:32 11K [   ] sadd_sat_plus.ll 2022-05-07 15:32 13K [   ] saverestore.ll 2022-05-07 15:32 10K [   ] scalable-vector-stru..> 2022-05-07 15:32 924 [   ] sdata-limit-0.ll 2022-05-07 15:32 504 [   ] sdata-limit-4.ll 2022-05-07 15:32 516 [   ] sdata-limit-8.ll 2022-05-07 15:32 506 [   ] sdata-local-sym.ll 2022-05-07 15:32 535 [   ] select-and.ll 2022-05-07 15:32 4.1K [   ] select-bare.ll 2022-05-07 15:32 1.3K [   ] select-binop-identit..> 2022-05-07 15:32 6.9K [   ] select-cc.ll 2022-05-07 15:32 6.8K [   ] select-const.ll 2022-05-07 15:32 9.3K [   ] select-constant-xor.ll 2022-05-07 15:32 5.8K [   ] select-optimize-mult..> 2022-05-07 15:32 16K [   ] select-optimize-mult..> 2022-05-07 15:32 12K [   ] select-or.ll 2022-05-07 15:32 4.0K [   ] selectcc-to-shiftand.ll 2022-05-07 15:32 7.6K [   ] setcc-logic.ll 2022-05-07 15:32 3.2K [   ] sext-zext-trunc.ll 2022-05-07 15:32 13K [   ] shadowcallstack.ll 2022-05-07 15:32 5.1K [   ] shift-and.ll 2022-05-07 15:32 2.9K [   ] shift-masked-shamt.ll 2022-05-07 15:32 6.6K [   ] shifts.ll 2022-05-07 15:32 20K [   ] shlimm-addimm.ll 2022-05-07 15:32 10K [   ] shrinkwrap.ll 2022-05-07 15:32 5.5K [   ] sink-icmp.ll 2022-05-07 15:32 1.2K [   ] spill-fpr-scalar.ll 2022-05-07 15:32 3.9K [   ] split-offsets.ll 2022-05-07 15:32 4.1K [   ] split-sp-adjust.ll 2022-05-07 15:32 1.5K [   ] srem-lkk.ll 2022-05-07 15:32 14K [   ] srem-seteq-illegal-t..> 2022-05-07 15:32 28K [   ] srem-vector-lkk.ll 2022-05-07 15:32 47K [   ] ssub_sat.ll 2022-05-07 15:32 11K [   ] ssub_sat_plus.ll 2022-05-07 15:32 13K [   ] stack-realignment-wi..> 2022-05-07 15:32 2.4K [   ] stack-realignment.ll 2022-05-07 15:32 20K [   ] stack-slot-size.ll 2022-05-07 15:32 4.2K [   ] stack-store-check.ll 2022-05-07 15:32 12K [   ] subtarget-features-s..> 2022-05-07 15:32 738 [   ] tail-calls.ll 2022-05-07 15:32 8.1K [   ] target-abi-invalid.ll 2022-05-07 15:32 3.3K [   ] target-abi-valid.ll 2022-05-07 15:32 1.8K [   ] thread-pointer.ll 2022-05-07 15:32 413 [   ] tls-models.ll 2022-05-07 15:32 6.5K [   ] uadd_sat.ll 2022-05-07 15:32 6.2K [   ] uadd_sat_plus.ll 2022-05-07 15:32 7.6K [   ] umulo-128-legalisati..> 2022-05-07 15:32 4.5K [   ] unfold-masked-merge-..> 2022-05-07 15:32 43K [   ] urem-lkk.ll 2022-05-07 15:32 8.7K [   ] urem-seteq-illegal-t..> 2022-05-07 15:32 22K [   ] urem-vector-lkk.ll 2022-05-07 15:32 40K [   ] usub_sat.ll 2022-05-07 15:32 6.1K [   ] usub_sat_plus.ll 2022-05-07 15:32 7.5K [   ] vararg.ll 2022-05-07 15:32 91K [   ] vec3-setcc-crash.ll 2022-05-07 15:32 2.9K [   ] vector-abi.ll 2022-05-07 15:32 2.7K [   ] verify-instr.mir 2022-05-07 15:32 262 [   ] wide-mem.ll 2022-05-07 15:32 836 [   ] xaluo.ll 2022-05-07 15:32 116K [   ] zext-with-load-is-fr..> 2022-05-07 15:32 2.3K [   ] zfh-imm.ll 2022-05-07 15:32 1.9K